Hacker News Reader

Comment by teiche | Hacker News Reader

I'm not very familiar with the AVR instruction set, what makes it difficult to emulate?

AVRs have a few quirks because the original ISA didn't consider parts with more than 8K program memory, so later some longer jumps where tacked on. A few instructions has a bunch of special cases for some common operations (eg. bit-based access to some, but not all, IO registers). It is kind-of-but-not-really orthogonal with comparatively many instructions for an 8 bit controller (about ~120).

Not sure how it compares regarding "emulability".

It's actually not terribly difficult. There are good references, and I remember it took me about 4 days to write the very first version of simavr[0].

What's harder to emulate are all the peripherals, and all their quirks.

In simavr the 'core' code is pretty much unchanged (apart from the odd cosmetics) in the last 7 years, while most of the work was to emulate the peripheral blocks.

[0]: https://github.com/buserror/simavr

* It's got split I and D memory.

* All of I/O space is dual-addressed through both memory map and IO ports.

* Because there are insanely simple AVR parts that don't have a stack, the stack pointer is itself a peripheral.

* Half the register file is unusable for 16 bit instructions.

* The half that is usable includes 3 register pairs that have special pointer semantics.

* To accommodate pointer/array semantics in C, those three register pairs have an almost MOD/RM-ian collection of variant loads and stores, each specialized to a particular X, Y, or Z register.

* Because the stack pointer itself is a 16 bit IO peripheral, you have to get interrupt handling implemented properly to adjust it to support the dance AVR-GCC does to set it.

* The instruction encoding itself is a shotgun blast; read an AVR disassembler's mask and lookup table logic, for instance, which is something you don't even need to do in X86.

* For all that trouble, you don't even get a consistent instruction size.

I'd still rather do AVR than X86, but perhaps not by much.

I can't comment on the difficulty of emulation, but it's probably 'annoying' because it isn't von Neumann, which makes it a tad bit strange.

I thought the Harvard architecture was pretty common for microcontrollers, where firmware lives permanently in Flash memory. PIC microcontrollers have opcodes that are 12 and 14 bits, for example.

It certainly isn't uncommon. I didn't mean that it is strange in comparison to other microcontrollers, just that Harvard can be strange for the author of an emulator, depending on their background.

Reply on news.ycombinator.com