Key is 'latency', If DDR interface speed is increased, normally latency "CL" is increased too.