Fpga, discrete asic, or on-die on soc, that's just implementation detail. Of course I'd expect the first iterations to be fpga based, that's almost unavoidable these days.