Yeah that explains it. :-) So nothing about writing Verilog, feedback pipelining, adder design, clock skew, and stuff like that? Because those are the kinds of things I'd expect in a digital logic course (if one were available) and I would be shocked if you didn't need to know those concepts for a job in ASIC design.