I understood that statement as saying they were halving the power usage compared to a traditionally designed chip interconnect that uses ordinary traces rather than the EMIB silicon chip talked about in the article. Not halving the power usage of the entire chip, just the power required for the chip connection.