FPGA design flow summary | Hacker News Reader