Not letting them off, just trying to set realistic expectations. I'm not in chip design, but everything I've seen on the subject suggests that 2-3 years from design to fabrication is the general (minimum) ETA on architectural fixes. The testing needs to be extensive or they risk releasing a worse problem to the world.