ParentFull threadmereel·RISC-V is an open ISA created by these guys: https://riscv.org/. ARM RISC chips are ARM IP and not open. There's a lot more to unpack there, but that's the gist of it.View on HN