Hacker News Reader

JIT != emulation.

I've been watching the RISC-V J extension but it seems to be a blank space, a placeholder hoping that someone has a good idea for accelerating JITs. I don't even know what that would mean.

View on HN

For starters, you need a mechanism to notify other cores that their instructions have changed. That may mean requiring coherent icaches, or maybe some more explicit but simpler mechanism.

If you don't go with coherent I-D caches, is that really cheaper than IPIs?

To be fair, the Godson-3 that this thread is about emulates via a JIT.

Reply on news.ycombinator.com