Verilog for all proposed RISC-V bitmanip instructionsgithub.com3 points·blacksmythe··0 commentsOpen articleSaveView on HN