I wonder if the 40+ layer NAND chips would give a problem for this technique.