I thought the big cadence emulators weren't made of mainly FPGA chips, but instead arrays of absolutely tiny processor cores that only know logic and branch ops.

Not that this makes a difference for the core of the point you're making, it's more an aside.