There are challenges but work is on the way, transitioning to gate-all around FETS (GAA Fets) https://semiengineering.com/making-chips-at-3nm-and-beyond/