If I understand correctly, this is going to be the first custom silicon implementation of a CHERI-style capability architecture. So far the CHERI-MIPS and CHERI-RISC-V implementations have been FPGA-only.
Having something in the GHz range will give us a chance to try things we are currently struggling with, e.g. fuzzing is painfully slow.