> 1. This would dramatically increase cache line size. I don't have data, but I assume this would generally be bad.
Why would it change cache line size? GPUs also use cache lines in the range of 32-128 byte?! I think that is independent of the bus system/width.