In what way is it locked down ? I guess the FPGA may be big enough that it isn't covered by the free version of the Vivado toolchain.
I’ve gotten tired of dealing with quirks using SV interfaces in RTL. I’m using structs as a substitute at the moment.