In addition to FJCVTZS instruction, they added more floating point execution units and registers. Also did lower latency of pipelined fp instructions