Its still blows my mind that he fit this in ~1k LUTs. I'm new to FPGA but the closest I got was about 4.5K LUTs for a comparable core.
I wish there were more easy to access material about timing and size optimization for FPGA.
I wish there were more easy to access material about timing and size optimization for FPGA.