Plenty of people would like to die-shrink their 7nm designs down to 5nm if only capacity existed.
For chips with massive cache, that isn’t super cost effective (I suspect as a cost saving measure that we’ll see L2/L3 cache moving to a separate chip on a larger process while the rest shrinks down).