Unfortunately, 10G serdes and >50kLUTs are table stakes to run the applications I have in mind...I think we're a long way from officially supported open toolchains for medium-size FPGAs.