I thought M1 silicon could run amd64/x86_64 efficiently via Rosetta, due to changing the memory ordering model to an x86 one. I was hoping that Parallels could somehow take advantage of that.