Hacker News Reader

I think it's 3 memory buses because it's rated at 50% more memory bandwidth than the M1.

50% improvement should be by adopting LPDDR5 that they announced. I suspect they switched from 64Gb to 96Gb DRAM chip stack.