ParentFull threadhornd·Right. I don't actually write any Verilog, but I often have to read and port it over to C. It's much easier to read, follow, and comprehend than VHDL.View on HN