Intel/AMD do not test every single die. Once you get stable output from the foundry you learn a max clock/wafer location distribution.