I love how this is being downvoted! Writing Verilog or VHDL is exactly like writing C, or maybe even assembly