This looks like a really fun way to experiment while learning Verilog!