Over the past couple of years I have been quite obsessed with VHDL. Somehow I like the strict typing much better than verilog.

I should give Ada a try and build something fun with both of them