Pretty much, that was why I was surprised that power use declined doing this. The reduced of signal resistance has a greater off sets than the additional thermal layers.

But my shoot from the hip thoughts are that this might end up being used more for mid range chips than high end. higher clock frequencies would probably compound the thermal laying beyond standard resistance and buffers.