Yeah thats true, chip to chip communication and KV cache management is make or break for an AI ASIC.