- faster design time, as you write less code to get the same things done
- reusable high level specifications
- access to high level optimizations not easily possible on the VHDL level
- easier to formally verify the high level spec matches implementation
(Aside, I used to work for a company that designed and sold these types of toolchains).