We are testing [0] our Sparc v8 compiler backend. Apparently, a 3GHz i7 core emulating Sparc is significantly faster than an FPGA synthesized Sparc.
Many FPGA CPU simulators attempt to be cycle-accurate for the purpose of architecture development, where the emulator has the leeway of treating instructions as atomic units and abstracting the rest.