Hello I am a processor.

I have picked up your clever optimized SIMD and decided it was better to change the execution order, because another unit was bored without nothing to do.

Unfortunately the L2 cache seems to have some issues getting all required data for your instructions due to the way all your threads are manipulating the required addresses from multiple cores.