CUDA Performance: Maximizing Instruction-Level Parallelism | Hacker News Reader