One can do the "two process design methodology" in Verilog too. It's not unique to VHDL.