this is very cool! any idea what sort of gate-count we are looking at for synthesizing the VHDL? I'm not familiar with the Intel FPGA you refer to on the docs for the VHDL implementation:

https://github.com/mbitsnbites/mrisc32/tree/master/mrisc32-a...