The license fees for ARM Processor families are mostly for physical IP for microarchitecture.
ARM provides selection of 40+ highly optimized physical processor IP cores for different purposes. Maybe you get eventually similar selection RISC-V architectures but they are not free. It takes lots of full time work to test and optimize those cores. If you write processor core implementation in verilog and give it away free you have done just 10% of the work.