Is this just a native way to prevent interrupts on specific cores?