RISC-V has some extension instructions dedicated to them. The extension was ratified very recently, so it isn't clear which chips will actually support them.