Right, so this is about supporting legacy hardware. Nobody today is designing a chip with IP that cannot support an AxADDR width that is equal to the architecture's bit width (64 or 32), right? Right? shakes fist in rage