No AVX-512, less cache, lower frequency only one thread per core.
Less threads allows saving on elements that need to be faster to serve more threads, often with one instance per thread: for example, to run at full speed the instruction decoder needs to simultaneously decode one instruction per thread, and each thread is likely to need a separate set of registers to avoid the unpredictable delays and horrible complications of sharing them.