A clock is not really a ready signal though. It is really a regularly cycling signal. It is not generated when a component is done with work, instead components are implemented on such a way to be guaranteed to be done in one clock cycle.