Question--what's to be lost by making your features sufficiently not dense to allow them to cool at full tilt?
Every successive semiconductor node uses less power than the previous per transistor at the same clock speed. Its just that we then immediately use this headroom to pack more transistors closer and run them faster, so every chip keeps running into power limits, even if they continually do more with said power.