64 byte cache line size matches 64byte single burst transaction on DDR3-5, and ganged dual channel transaction on DDR2. Matching those together means you have a nice 1-to-1 relationship between filling a cache line and single fast memory transaction

"Network on Chip" okay got it.

A 64B cache-line is the same size as an AVX-512 register.