It's just how the memory controllers work in Apple Silicon's unified memory architecture.

You also get much higher memory bandwidth as you move up the scale, from 153GB/s at the bottom end to 546GB/s at the top end.