Interesting read keeping in mind this is two degrees of separation from NVMe queues and their atomic doorbell head/tail registers.
Hoping gpu's find their way to adding support too. It boggles my mind having io-uring which feels so kernel centric not kernel offload juggling and moving and processing buffers that aren't in main memory.