Don't worry about the instruction, worry about dest, src. If they:

- Are in cache

- Were touched by a previous instruction (regardless of cache)

- Their cache line was touched by a previous instruction

- Will be read/write (immediately) after that instruction

- You're accessing data shared by multiple cores (lock prefix)

timing will vary