2,036 karma · joined May 16, 2014
And, there are also configurable pipeline processors that consist of multiple ALUs (can be vector data) with reconfigurable connections between them. So rather than eat the overhead of generic bit LUTs in an FPGA, you reconfigure the interconnect in a fabric of ALUs. The fabric can contain specialized ALUs (or execution units), and varying densities depending on typical usage. This avoids a the technology mapping and place & route of FPGA design. Translating a description of hardware (HDL) into actual lookup table data is a massive compute problem for large modern FPGAs. However, if we collapse the routing to just data buses between compute units, the problem can be solved in real-time. This way, a compute pipeline could be reorganized by an application at run-time without using a full-fledged hardware description language with all kinds of very low-level constructs. Higher-level language compilers already exist for this kind of architecture in academia.
EDIT: The sea of ALUs can also contain memories, FIFOs, and other block elements. However, they would all operate on the same word size to reduce the routing problem and allow maximum density implementation.
In fact, this is the essence of how micro-coded instructions in a modern CPU work anyway--instruction 'scheduling' is basically figuring out how to route data transfers in a sea of execution units.
The article "Fundamental Underpinnings of Reconfigurable Computing Architectures" in the March 2015 Proceedings of the IEEE contains a wonderful introduction to all these concepts.
Deca Technologies is an electronic interconnect solutions provider that offers wafer level chip scale packaging (WLCSP) and fan-out wafer level packaging (FO-WLP) services to the semiconductor industry.
Deca's software engineers develop next-generation electronic design automation (EDA) tools and manufacturing software that enable Deca's unique approach to wafer level semiconductor packaging. EDA software requires cross-disciplinary skills and knowledge related to the semiconductor packaging technology and the complex CAD tools used during the design process. In addition, manufacturing systems require skills in high-reliability distributed systems that perform compute intensive tasks across large server clusters. As a software engineer, you will work with a team on developing and supporting EDA tools and distributed systems in a fast-paced environment. We need our engineers to have a passion for learning new technologies and the drive to tackle new problems as we transform the electronic interconnect industry.
Our technical stack consists of Python and C/C++ for high performance portions. These systems run in distributed configurations, both local high reliability clusters and cloud resources. Deca Technologies offers software engineers a chance to apply their skills to a new field and learn a vast new domain.
Contact: craig.bishop@decatechnologies.com
These WLCSP parts are definitely not solderable at home though. But, with the rise of low cost PCB and assembly services, I'm not sure that matters as much as it used to. For example, one project I'm working on with a 384 ball BGA cost me twenty dollars to have placed and reflowed locally. And, new projects involve way fewer chips because of the scale of integration. As an analog engineer, it makes me sad, but I appreciate what I can make at home now!
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumb...