68 karma · joined April 8, 2014
Performance architect.
[ my public key: https://keybase.io/pranith; my proof: https://keybase.io/pranith/sigs/oD3WSVAMH8RkHrcEOOkv4L-B2SoFf14dI8MW7P3uUlw ]
They could buy ARM processors available in the market, but I doubt they will be able to get them as cheap as AWS who builds their own.
https://web.archive.org/web/20170512030315/http://www.alex-i...
This is not always true. See [1] for an example. Because of the semantics of the x86 memory model a sequentially consistent load does not generate a lock'd instruction. When such loads are translated to ARM64, you need to introduce barriers or use a ldacq instruction.
https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=574947
https://bugs.launchpad.net/ubuntu/+source/global/+bug/127502...