Interesting! I ask the question from a theoretical standpoint only. Yes, it would be slow if it was done, no question about that! But maybe it could find use as a way of testing/validating a correct HDL FPGA design before manufacturing actual hardware...