Many ASICs are tested as 'soft' designs on FPGAs before becoming ASICs, which is essentially the same idea. It is a lot faster than verilog simulators.